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with the advent of the information age, the need to
transmit and store data is of ever increasing importance. The
possibility of data corruption is always prevalent due to
noisy transmissions channels or storage medium. Much work has
been done in the field of Error Correction Coding to minimize
such errors without a dramatic reduction in the information
rate. This paper will introduce an algorithm that will allow
certain error correcting codes to utilize their correcting
capabilities to a greater degree and suggest a possible method
as to how this algorithm might be realized in a hardware
format.
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Figure 1 Data encoding/decoding system
When digital data is either transmitted or stored, there
exists the possibility that errors might be introduced due to
noisy channel or storage medium and corrupt the digitized
information. Since the late forties, it was realized that it
was possible to reduce the number of errors incurred without
dramatically decreasing the information rate by encoding the
original data before transmission or storage. A simple block
diagram of such a system is illustrated in Figure 1.
A Bose-Chaudhuri-Hocquenghem (BCH) code [1] is a cyclic
code where the generator polynomial, g (x), is chosen to be the
minimum degree polynomial, having coefficients in GF(q). If
a is a nonzero element of GF(qm), with m some positive
integer, g (x) has roots am, am+1 ,"', am+d-2, where d, d:::2, is
any integer such that the d-l roots are all distinct.
As Hartmann indicates [2], all cyclic codes can
theoretically detect and correct up to (~-1)/2 errors, where
~ represents the minimum distance of the code. However, most
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decoding methods do not allow correcting beyond (do-l) /2
errors, where do represents the BCH bound and in most cases is
less than the minimum distance of that code. Therefore, any
such code is not realizing its error-correcting capabilities
to the fullest.
Hartmann and Tzeng [3] point out that many cyclic codes
are constructed utilizing a generator polynomial that has
multiple sets of consecutive roots. In such a case, it is
possible for multiple syndromes to be calculated for a
particular received codeword. Utilizing these multiple
syndromes allows error correction beyond that normally
indicated by the BCH bound.
A generalization of the BCH bound was presented by
Hartmann and Tzeng [4] in the case where multiple sets of
consecutive roots are available. They presented a new, lower
bound on the number of correctable errors that is based on the
number of sets of consecutive roots and is greater than that
of the normal BCH bound. For such a code, errors up to the
Hartmann-Tzeng (HT) bound can be detected and corrected.
James Massey [5] demonstrated that the decoding problem
for BCH codes is identical to the problem of synthesizing the
shortest length linear feedback shift register (LFSR) that is
capable of generating a given finite sequence. The shift-
register synthesis algorithm given by Massey coincides with
the iterative algorithm introduced by Berlekamp [6].
Recently, Feng and Tzeng [7] introduced an algorithm that
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~ould be capable of taking advantage of the ability to detect
errors beyond that of the normal BCH bound, up to the HT
bound. In the process of constructing their algorithm, Feng
and Tzeng presented a generalized form of the polynomial
division algorithm and a generalized Euclidean algorithm.
Their algorithm would be capable of determining the shortest
length LFSR that was capable of generating multiple sets of
defined sequences.
Just as Massey illustrated that the process for
determining the shortest length shift register that can
generate a single finite sequence is identical to that for
solving BeH codes with a single syndrome, the algorithm
presented by Feng and Tzeng for the generation of a shortest
length LFSR capable of generating multiple sequences is
identical to that of decoding cyclic codes with multiple
syndromes sequences up to the HT bound. When their algorithm
is used in this respect, if the number of errors in the
received vector is guaranteed to be detectable and correctable
by the HT bound, then the result represents the error-locator
polynomial that corresponds to the given syndromes.
Since the HT bound is normally greater than the BCH bound
of a given code, utilizing Feng and Tzeng's Generalized
Euclidean algorithm would be attractive in order to take
advantage of the increased error correcting capabilities
previously untapped by other methods.
The purpose of this work is to explore the feasibility of
4
a hardware implementation of the Generalized Euclidean
algorithm. A hardware version might offer speed enhancements
which would be desirable in areas such as real-time decoding
of coded incoming data.
The problem of finding the shortest length LFSR can be
described as such: Let So(h), SI(h), ... , Sn_l(h) for h=O,l,"',m-i
denote m sequences, each of length n, over a Field F. Let
u (z) = 00+OIZ+'" +01_1Z1-1+Z1 be a monic polynomial over F. If
h=O,l,'" ,m-i, then U(z) completely specifies all connections
in an LFSR of length I that generates each of the above m
sequences, with initial loading S (h)o , S (h) •••l' , S (h)1-1 ,
illustrated in Figure 2.
.. .Jh) ~h) S
2 1 0
Figure 2. Linear feedback shift register of length I
specified by U(z).
In the remainder of the paper, Chapter II will present
the Generalized Euclidean algorithm in detail, Chapter III
5
will present a design overview, and Chapter IV presents design
aspects in gree;tter detail. The complete listing of all
software and circuit files can be found in the appendices.
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Chapter II - Shift-Register Synthesis Algorithm
The algorithm as presepted by Gui-Liang Feng and Kenneth
K. Tzeng accepts a list of multiple sequences and produces a
mathematical representation of the shortest length LFSR that
is capable of generating those sequences. The algorithm first
starts by generating initial polynomials that are dependant on
the number of sequences and their length, represented by m and
n, respectively. It then proceeds to perform polynomial
divisions based on their presented Generalized Division
Algorithm. The results from these divisions are then utilized
to perform polynomial multiplications, the results of which
will become the final solution upon termination of the
algorithm.
If Feng and Tzeng's Euclidean algorithm is utilized to
calculate an error-locator polynomial, then the parameters, m
and n, are determined by the specific code used.
Specifically, m is determined by the number of sets of
consecutive roots in the generator polynomial and n is
determined by the number of minimal polynomials used to create
the generator polynomial.
7
Feng and Tzeng's algorithm is as follows:
Generalized Euclidian Algorithm for Multisequence Shift-
Register Synthesis
Step 1: (Initialization) Let
m-l n-lIo=L zm-l-h E S}hl zm(n-l-il,
h=O i=O
for all h=O,l, .•• ,m-l
j=O.
Step 2: (Indexing) j=j+l.
(1)
Step 3: (Division) Calculate rj(z), Pj(zm), and qj(h)(zm) from
r j_1 (z) and b j_1 (h) (z) so that
m-l
I j (z) =Pj (zm) I j - 1 (z) + L qJhl (zm) b)!:i (z) .
h=O
for all h:;/:vj_1 •




Uj (z) =Pj (z) Uj - 1 (z) + L q}hl (z) vJ~i (z) •
h=O
(3)




Step 5: (Test of Completion) If deg rj(z)~deg Uj(zm), go back
to step 2. Otherwise, go to step 6.
Step 6: (Algorithm results) Let k=j. Then oUdz) is a
shortest length LFSR. Where 0 is a constant such that oUk(z)
is monic. Stop.
Included with the algorithm are conditions under which
the algorithm result is guaranteed to be unique. If:
lk~g~h), forallh=O,l,"',m-l (5)
where lk= deg Uk ( z) and m' gk(h)= (deg bk(h) (z) ) -h, then oU (z) is
the unique shortest length LFSR.
Example 1: Let {Si(O)} \=o={ 10101101} and {Si(1)} \=0 ={ 0 10 10 100}
be two binary sequences of length 8. Thus m=2, n=8, h=O,l.
Following the preceding algorithm, we have the following.
(Step 1): (Initialization)
r o= Z15+Z12+Z11+ZB+Z7+Z5+Z4+Z. Uo(z)=l, bo(0)(Z)=Z16, bo(1)(Z)=Z17,
Vo(O)(z)=O, Vo(l)(Z)=O, j=O.
(Step 2): (Indexing) j=l.
(Step 3): (Division)
r1(z) = z2ro (z)+0'bo(0)(z)+1'bo(1)(Z) = Z14+Z13+Z10+Z9+Z7+Z6+Z3,
pdz2)= Z2, q1(0)(Z2)= 0, q1(ll(Z2)= 1. Since V o= 1, then
b1(1)(Z)= ro(z)= Z15+Z12+Z11+ZB+Z7+Z5+Z4+Z, b1(0)(z)= bo(O)(z)= Z16.
(Step 4): (Multiplication)
Udz)= z'Uo(z)+O'Vo(O)(z)+l'Vo(l)(z)= z. Then V1(1)(Z)= Uo(z)= 1·,
V1(O)(z)= Vo(O)(z)= o.
(Step 5): (Test of Completion)
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Since degr1(z)= 14 ~ 2 = deg U1(Z2), go to step 2.
(step 2): (Indexing) j=2.
(Step 3): (Division)
r 2(z) = z2' r1 (z)+I'b1(0)(z)+I'b1(1)(Z) = Z9+ Z7+ Z4+ Z, P2(Z2)= Z2,
q2(0)(Z2)= 1, q2(1)(Z2)= 1. Since v 1= 0, then b 2(0)(z)= rdz)=
Z14+ Z13+ Z10+ Z9+ Z7+ Z6+ Z3, b 2(1) (z) = b 1(1) (z) = Z15+ Z12+ Zl1+ Z8+ Z7+ Z5+ Z4+'Z.
(Step 4): (Multiplication)
U2(z)= z'Udz)+I'V1(0)(z)+I'V1(1)(Z)= Z2+1. Then V2(0)(z)=Udz)= z,
V2(1)(Z)= V1(1)(Z)= l.
(Step 5): (Test of Completion)
Since deg r 2(z) = 9 ~ 4 = deg U2(Z2), go to step 2.
(Step 2): (Indexing) j=3.
(Step 3): (Division)
r 3(z) = (z6+ z4)'r2(z)+0'b2(0)+I'b2(1) = Z12+ Z10+ Z4+ Z, P3(Z2)= Z6+ Z4,
q/O)(Z2)= 0, q3(1)(Z2)= 1. Since v 2= 1, then b 3(1)(Z)= r 2(z)=
Z9+ Z7+ Z4+ Z , b 3(0) (z) = b 2(0) (z) = Z14+Z13+Z10+Z9+Z7+Z6+ Z3.
(Step 4): (Multiplication)
U3(z) = (z3+ z2)'U2(z)+0'V2(0)(z)+I'V/1)(z) = Z5+ Z4+ Z3+ Z2+1. Then
V3 (1)(Z)= U2(z)= z2+1, V3(0)(z)= V2(0)(z)= z.
(Step 5): (Test of Completion)
Since deg r 3(z)= 12 ~ 10= deg U3(Z2), go to step 2.
(Step 2): (Indexing) j=4.
(Step 3): (Division)
r 4 (z)= (z2+1)'r 3 (z)+I'b 3(0)(z)+(z4+ z 2)'b 3(1)(z) =
Z8+ Z7+Z6+Z5+Z4+Z3+Z, P4 (Z2) = Z2+ 1, q4 (0) ( Z2) = 1, q4 (1) (Z2) = Z4+ Z2.
Since v 3= 0, then b 4(0)(z)= r 3(z)= Z12+ Z10+Z4+ Z , b 4(1)(Z)=
10
b 3(1)(Z)= Z9+ Z7+ Z4+ Z•
(step 4): (Multiplication)
U4(z) = (z+1)"U3(z)+1"V3(0)(z)+(z2+z )"V3(1)(z) = Z6+ Z4+ Z3+ Z+1.
Then V4(0)(z)= U3(z)= z5+ z4+ z3+ z2+1, V4(1)(Z)= V3(1)(Z)= Z2+1.
(Step 5): (Test of Completion)
Since deg r 4(z)= 8 < 12= deg U4(Z2), go to step 6.
(Step 6): (Algorithm Results)
k=4, U4(z) = z6+ z4+ z 3+ z+1 is a shortest length LFSR which
generates {Si (O)} \=o={ 1010 110 I} and {Si(l)} 7i=O={ 01010100}. stop.
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Chapter III - Design Overview
As mentioned previously, the Generalized Euclidean
Algorithm accepts multiple sets of sequences and parameters,
m and n, which represent the number of sets and the sequence
length, respectively. The result of the algorithm is a single
sequence. If the system design is viewed as a single









Breaking the above figure into smaller, more descriptive
function blocks, the algorithm can be designed as shown in
Figure 4. After initial polynomials are constructed,
polynomial divisions are conducted. Using results from the
divisions, polynomial multiplications are conducted until the







Chapter IV - Design Implementation
C control I....








Figure 5 Overall system design
Unlike most processes that are realized in VLSI, in which
data flow usually proceeds in a simple, linear direction, the
generalized Euclidean algorithm presented in this paper has
complex, circular data flow with an abundance of condition
testing. <1
Therefore, it was decided that the overall process of the
algorithm would be implemented most efficiently by dividing it
into two sections: data flow control and data processing.
Due to its complexity, data flow control and decision
making would remain as software. For the purpose of this
paper, control was implemented as a C program, launched under
the Unix operating system.
Data processing, such as polynomial multiplication or
division, would be implemented as hardware circuitry, being
simulated with Mentor Graphic's Lsim simulator and the M
language.
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starting the algorithm, the control program first reads
from a file the number of syndromes available, m, their
nlength, n, and the syndrome values. From this , initial
polynomials are constructed and testing occurs to determine
the next course of action. The overall process can be
illustrat~d as in Figure 5. The control program reads
information from a file and, from this information, creates a
another file consisting of a listing of Lsim commands. The
control program then launches the Lsim simulator which, based
on the file created by the control program, produces results
that are written to an output file. These results are, in
turn, read by the control program and the cycle continues
until the control program determines that specific conditions
are met.
For the purpose of this project, it was decided to
consider sequences of binary value only. This implies that
all polynomials will have coefficients from GF (2) and any
cyclic code for which this design is intended would also be
restricted to coefficients from GF(2).
The actual design structure of both the software control
and hardware simulation remains as a function of the
parameters m and n, in order that simulations can be
conducted with multiple values. It should be noted, however,
that within the C software control, each polynomial is
represented by an Unsigned Long Integer, with bit position i
representing the polynomial coefficient of the variable with
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degree i. The consequences of this is that, due to the
intrinsic nature of the algorithm, the value m'n+m, which will
be the highest degree polynomial, must remain less than or
equal to 32, the bit size for Unsigned Long Integers within C.
It should also be noted, that since all hardware
circuitry is constructed as a function of m and n, the size
and complexity of each Lsim module increases linearly with m
or n.
Complete listings of the C control program and all M
language circuit models can be found in Appendix A and
Appendix B, respectively.
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The following charts outline the processing flow of the
control program:
( Step 2 )















































































The majority of the M circuit models are very
straightforward and thus require little explanation. One
exception if the following circuit that accepts two
polynomials and their relative degrees and computes the

















Figure 6 One step divider circuit
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Chapter V - Results and Conclusions
Appendix C gives the complete listing of a particular
simulation. For this case, the parameters were three
sequences of length eight. After five steps, the algorithm
\
terminated. The program also indicated that the result was
unique. Therefore, if this simulation was conducted such that
the initial three sequences represented syndrome sequences,
the resulting polynomial would be the error locator
polynomial, whose roots are the error positions ln the
received codeword, and the number of errors is guaranteed to
be recoverable by the HT bound.
Throughout the design process, it became apparent that
the Generalized Euclidean algorithm was of such complextity
that full implementation into hardware was not a feasible
option. Thus, all descision making was delegated into a
software section that directed the flow of data through
various hardware modules.
In a full realization, if speed is a concern, the
software control could easily take the from of a dedicated
ROM, which, when linked with the data processing modules,
would complete the algorithm.
The software and circuiut modules presented here could
also easily be adapted to operate with sequence coefficients
of a non-binary nature, such as members of GF(2m), with only
minor adjustments.
20














unsigned long int r[20], *b[20], *V[20], U[20],






fscanf(fp_syn,"%d %d\n", &m, &n);
printf("m=%d, n=%d\n", m,n);
S=(char *)malloc(m*n*sizeof(char));
for(i=O; i<=m-1; i++) {




for(i=O; i<=m-1; i++) {
printf("S[%d]=",i);





for(j=O; j<=n-1; j++) {
for(i=O; i<=m-1; i++) {
k--;
















if ( 1qz) {
printf(" not enough memory for qz\n");
exit(1);
}
for(i=O; i<20; i++) {
b[i]=(unsigned long *)malloc(m*sizeof(long));
if ( 1b [i] ) {




for(i=O; i<20; i++) {
V[i]=(unsigned long *)malloc(m*sizeof(long));
if ( 1V[ i] ){




for(h=O; h<=m-1; h++) {
*(b[O]+h)=(unsigned long)pow(2.0,(double) (m*n+h));



















/* step 2 */
j++; printf("j = %d\n",j);




for(h=O; h<m; h++) {




printf("deg r[%d] = %d\n",j-1,deg_r);
for(h=O; h<m; h++){
*(deg_b+h)=deg(*(b[j-1]+h),m,n);
printf("deg b[%d](%d) = %d\n",j-1,h,



















puts(" quotient = ");
disp-poly(quotient);




for(h=O; h<m && lassigned; h++) {
if(hl=v[j-1] && congruent(deg_dividend,
*(deg_b+h),m) && deg_dividend >=

















/* end for */








puts ("done dividing\n") ;
r[j]=remainder;
printf(" r [%d] = ",j);
disp-poly(r[j]);
*(b[j]+v[j-l])=r[j-l];
printf("b[%d] (%d) = ",j,v[j-l]);
disp-poly(*(b[j]+v[j-l]));
for(h=O; h<m; h++) {
if(h 1= v[j-l]) {
*(b[j]+h)=*(b[j-l]+h);





printf("v [%d] = %d\n",j,v[j]);




for(h=O; h<m; h++) {





/* Step 4 */
pz = zm_to_z(pzm,m,n);
U[j] = multiply(pz,U[j-l],m,n);
for(h=O; h<m; h++) {




for(h=O; h<m; h++) {







for(h=O; h<m ;h++) {
printf("V[%d] (%d) = ",j,h);
disp-po1y(*(V[j]+h));
}
} while(deg(r[j],m,n»=deg( z to zm(U[j],m,n),m,n));
/* Step 6 */
lk=deg(U[j],m,n);




printf("Shortest LFSR = U[%d] = ",j);
dispyoly(U[j]);
printf( "lk= %d\n" ,lk);













if ( (fp=fopen ( "deg2. i" , "w" ) )==NULL) {







































int deg_dividend, deg_divisor, m,n;
unsigned long int dividend, divisor, *quotient, *remainder;
{
FILE *fp;








if ( (fp=fopen ("one_div2. i" , "w") )==NULL) {
























fpt"intf (fp," Od%d deg_dividend[7: 0] \n" ,deg_dividend) ;
fprintf(fp,"Od%d deg_divisor[7:0]\n",deg_divisor);
fprintf(fp,"h seleet\nelk\nl seleet\n");















for(i=3; i>=O; i--) eh[i+l]=eh[i];
eh[ 0]=gete (fp) ;
} while (1(eh[4]==limit[O] && eh[3]==limit[l] &&





for(i=2; i>=O; i--) eh[i+l]=eh[i];
eh[ 0]=gete (fp) ;








unsigned long int X;
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{
unsigned long int test_bit=(unsigned long)
pow (2 •0 , 31. 0) ;
int i,flag=O;
for(i=31; i>=O; i--) {
if(x & test_bit) {
if(i==O) printf(" +1");















char ch[4], str[40], temp[8];
unsigned long int p_out;
if ( (fp=fopen ( "multiply2 •i" , "w" ) )==NULL) {




















if ( (fp=fopen ( "multiply2 •out" , "r" ) )==NULL) {



















char ch[4], str[40], temp[8];
unsigned long int p_out;
if ( (fp=fopen (" zm_to_z_2. i" , "w") )==NULL) {





fprintf(fp,"order p out[%d:O] p in[%d:O]\n",











if((fp=fopen(" zm to z 2.out"," r "))==NULL) {



















char ch[4], str[40], temp[8];
unsigned long int p_out;
if((fp=fopen("z_to_zm_2.i","w"))==NULL) {
puts("cannot open file z to zm 2.i\n");













































for(i=O; i<max val; i++) {
for(j=O; ]<max_val-i; j++) {






for(i=O; i<max val; i++) {
NET(p_in[max_val], inv[i][O].in_bus[O] );
}
for(i=O; i<max val-I; i++) {











for(i=max val; i>=O; i--) {
for(]=O; j<S; j++) {













for(i=max_val-l; i>=O; i--) {




















. int i,j, max=m*n+m-l;
for(i=O; i<=max; i++) {
for(j=O; j<=max-i; j++) {





for(i=O; i<=max; i++) {
INSTANCE (xor, xor[i], i+l);
}
for(i=O; i<=max; i++) {











MODULE z to zm 2(m,n)














MODULE zm to z 2(m,n)
int m,n; - --
{
IN LOGIC p_in[m*n+m];





for(i=O; i<=max; i++) {






















INSTANCE (nor, output, 8);

























for(i=O; i<m*n+m; i++) {
INSTANCE (a2in_reg, quotient_reg[i]);




















INSTANCE (xor, rxor[i], 2);




















Appendix C - Simulation Output
Note: Comments are added for clarity and are written in
italic form.
a.out











Lsim -t scmos -f deg2,3,8 •
(Most Lsim calls are accompanied by parameters m=3, n=8)
v[O] = 2
(step 2 - Indexing)
j = 1
(step 3 - Division)
Lsim -t scmos -f deg2,3,8 .
deg r[O] = 23
Lsim -t scmos -f deg2,3,8 •
deg b[O](O) = 24
Lsim -t scmos -f deg2,3,8 .
deg b[0](1) = 25
Lsim -t scmos -f deg2,3,8 .
deg b[0](2) = 26
Lsim -t scmos -f deg2,3,8 .
dividend - r[O]




+z"'23 +z~21 +z~19 +z~18 +z"'17 +z~15 +z~13 +z~11 +z"'8 +z~7
+z~6 +z~3 +z~2





+z"24 +z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"ll +z"10 +z"9
+z"6 +z"5
Lsim -t scmos -f deg2,3,8 •
dividend - b[O](O)
Lsim -t scmos -f deg2,3,8 •
dividend =








+z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"ll +z"10 +z"9 +z"6
+z"5
Lsim -t scmos -f deg2,3,8 •
done dividing
r[l] = +z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"ll +z"10 +z"9
+z"6 +z"5
b[1](2) = +z"23 +z"21 +z"19 +z"18 +z"17 +z"15 +z"13 +z"ll
+z"8 +z"7 +z"6 +z"3 +z"2
b[l](O) = +z"24
b[l](l) = +z"25
Lsim -t scmos -f deg2,3,8 .





(step 4 - Multiplication)
Lsim -f zm_to_z_2,3,8 •
Lsim -f multiply2,3,8 •
Lsim -f multiply2,3,8 •
Lsim -f multiply2,3,8 .
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Lsim -f multiply2,3,8 •
U[1] = +z
V[1] (0) = 0
V[1](1) = 0
V[1] (2) = +1
(Step 5 - Test of Completion)
Lsim -f z_to_zm_2,3,8 •
Lsim -t semos -f deg2,3,8 .
Lsim -t semos -f deg2,3,8 •
(step 2 - Indexing)
j = 2
(step 3 - Division)
Lsim -t semos -f deg2,3,8 •
deg r[1] = 22
Lsim -t semos -f deg2,3,8 •
deg b[1](0) = 24
Lsim -t semos -f deg2,3,8 •
deg b[1](1) = 25
Lsim -t semos -f deg2,3,8 .
deg b[1](2) = 23
Lsim -t semos -f deg2,3,8 .
dividend - r[1]




+z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"11 +z"10 +z"9 +z"6
+z"5




+z"24 +z"23 +z"21 +z"19 +z"17 +z"14 +z"13 +z"12 +z"9 +z"8
Lsim -t semos -f deg2,3,8 •
38
dividend - b[1](O)
Lsim -t semos -f deg2,3,8 •
dividend =
+z A 24 +z A 23 +z A 21 +z A 19 +z A 17 +z A 14 +z A 13 +z A 12 +z A 9 +z A 8
divisor =
+z A 24




+z A 23 +z A 21 +z A 19 +z A 17 +z A 14 +z A 13 +z A 12 +z A 9 +z A 8
Lsim -t semos -f deg2,3,8 .
dividend - b[1](2)
Lsim -t semos -f deg2,3,8 .
dividend =
+z A 23 +z A 21 +z A 19 +z A 17 +z A 14 +z A 13 +z A 12 +z A 9 +z A 8
divisor =
+z A 23 +z A 21 +z A 19 +z A 18 +z A 17 +z A 15 +z A 13 +z A 11 +z A 8 +z A 7
+z A 6 +z A 3 +z A 2




+z A 18 +z A 15 +z A 14 +z A 12 +z A 11 +z A 9 +z A 7 +z A 6 +z A 3 +z A 2
Lsim -t semos -f deg2,3,8 .
done dividing
r[2] = +z A 18 +z A 15 +z A 14 +z A 12 +z A 11 +z A 9 +z A 7 +z A 6 +z A 3
+z A 2
b[2](1) = +z A 22 +z A 21 +z A 20 +z A 18 +z A 16 +z A 14 +z A 11 +z A 10
+z A 9 +z A 6 +z A 5
b[2](O) = +z A 24
b[2](2) = +z A 23 +z A 21 +z A 19 +z A 18 +z A 17 +z A 15 +z A 13 +z A 11
+z A 8 +z A 7 +z A 6 +z A 3 +z A 2
Lsim -t semos -f deg2,3,8 .
v[2] = 0
pzm = +z A 3
qzm[ 1] = +1
qzm[ 0] = +1
qzm[2 ] = +1
(step 4 - Multiplication)

















U[2] = +z"2 +1
V[2] (0) = 0
V[2](1) = +z
V[2] (2) = +1
(Step 5 - Test of Completion)
Lsirn -f z_to_zrn_2,3,8 •
Lsirn -t sernos -f deg2,3,8 .
Lsirn -t sernos -f deg2,3,8 •
(Step 2 - Indexing)
j = 3
(Step 3 - Division)
Lsirn -t sernos -f deg2,3,8 •
deg r[2] = 18
Lsirn -t sernos -f deg2,3,8 •
deg b[2](0) = 24
Lsirn -t sernos -f deg2,3,8 •
deg b[2](I) = 22
Lsirn -t sernos -f deg2,3,8 •
deg b[2](2) = 23
Lsirn -t sernos -f deg2,3,8 •
dividend - r[2]




+z"18 +z"15 +z"14 +z"12 +z"ll +z"9 +z"7 +z"6 +z"3 +z"2
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+z"21 +z"20 +z"18 +z"17 +z"15 +z"13 +z"12 +z"9 +z"8
Lsim -t semos -f deg2,3,8 •
dividend - r[2]
Lsim -t semos -f deg2,3,8 •
dividend =
+z"21 +z"20 +z"18 +z"17 +z"15 +z"13 +z"12 +z"9 +z"8
divisor =
+z"18 +z"15 +z"14 +z"12 +z"11 +z"9 +z"7 +z"6 +z"3 +z"2




+z"20 +z"14 +z"13 +z"10 +z"8 +z"6 +z"5
Lsim -t semos -f deg2,3,8 •
done dividing
r[3] = +z"20 +z"14 +z"13 +z"10 +z"8 +z"6 +z"5
b[3](O) = +z"18 +z"15 +z"14 +z"12 +z"11 +z"9 +z"7 +z"6 +z"3
+z"2
b[3](1) = +z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"11 +z"10
+z"9 +z"6 +z"5
b[3](2) = +z"23 +z"21 +z"19 +z"18 +z"17 +z"15 +z"13 +z"ll
+z"8 +z"7 +z"6 +z"3 +z"2
Lsim -t semos -f deg2,3,8 •
v[3] = 2
pzm = +z"6 +z"3
qzm[ 0] = +1
qzm[ 1] = 0
qzm[2] = 0














Lsim -f zm_to_z_2,3,8 .
Lsim -f multiply2,3,8 .
U[3] = +z .... 4 +z .... 3 +z .... 2 +z
V[3](0) = +z .... 2 +1
V[3] (1) = +z
V[3](2) = +1
(Step 5 - Test of Completion)
Lsim -f z_to_zm_2,3,8 •
Lsim -t scmos -f deg2,3,8 •
Lsim -t scmos -f deg2,3,8 .
(Step 2 - Indexing)
j = 4
(Step 3 - Division)
Lsim -t scmos -f deg2,3,8 •
deg r[3] = 20
Lsim -t scmos -f deg2,3,8 .
deg b[3](0) = 18
Lsim -t scmos -f deg2,3,8 .
deg b[3](1) = 22
Lsim -t scmos -f deg2,3,8 .
deg b[3](2) = 23
Lsim -t scmos -f deg2,3,8 .
dividend - r[3]
Lsim -t scmos -f deg2,3,8 •
dividend =
+z .... 23 +z .... 21 +z .... 19 +z .... 18 +z .... 17 +z .... lS +z .... 13 +z .... ll +z .... 8 +z .... 7
+z .... 6 +z .... 3 +z .... 2
divisor =
+z .... 20 +z .... 14 +z .... 13 +z .... 10 +z .... 8 +z .... 6 +z .... S




+z .... 21 +z .... 19 +z .... 18 +z .... 16 +z .... lS +z .... 9 +z .... 7 +z .... 6 +z .... 3 +z .... 2
Lsim -t scmos -f deg2,3,8 •
dividend - b[3](0)
Lsim -t scmos -f deg2,3,8 •
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+z"20 +z"14 +z"13 +z"10 +z"8 +z"6 +z"5
+z"18 +z"15 +z"14 +z"12 +z"11 +z"9 +z"7 +z"6 +z"3
dividend =
+z"21 +z"19 +z"18 +z"16 +z"15 +z"9 +z"7 +z"6 +z"3 +z"2
divisor =
+z"18 +z"15 +z"14 +z"12 +z"11 +z"9 +z"7 +z"6 +z"3 +z"2




+z"19 +z"17 +z"16 +z"14 +z"12 +z"10 +z"7 +z"5 +z"3 +z"2







b[4](1) = +z"22 +z"21 +z"20 +z"18 +z"16 +z"14 +z"11 +z"10
+z"9 +z"6 +z"5
































+z"5 +z"4 +z"2 +z +1
= +z"2 +1
= +z
= +z"4 +z"3 +z"2 +z
(Step 5 - Test of Completion)
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Lsirn -f z_to_zrn_2,3,8 •
Lsirn -t sernos -f deg2,3,8 •
Lsirn -t sernos -f deg2,3,8 •
(Step 2 - Indexing)
j = 5
(Step 3 - Division)
Lsirn -t sernos -f deg2,3,8 •
deg r[4] = 19
Lsirn -t sernos -f deg2,3,8 •
deg b[4](0) = 18
Lsirn -t sernos -f deg2,3,8 •
deg b[4](1) = 22
Lsirn -t sernos -f deg2,3,8 •
deg b[4](2) = 20
Lsirn -t sernos -f deg2,3,8 •
dividend - r[4]
Lsirn -t sernos -f deg2,3,8 •
dividend =
+z~22 +z~21 +z~20 +z~18 +z~16 +z~14 +z~ll +z~10 +z~9 +z~6
+z~5
divisor =
+z~19 +z~17 +z~16 +z~14 +z~12 +z~10 +z~7 +z~5 +z~3 +z~2




+z~21 +z~19 +z~18 +z~17 +z~16 +z~15 +z~14 +z~13 +z~ll +z~9
+z~8
Lsirn -t sernos -f deg2,3,8 •
dividend - b[4](0)
Lsirn -t sernos -f deg2,3,8 •
dividend =
+z~21 +z~19 +z~18 +z~17 +z~16 +z~15 +z~14 +z~13 +z~ll +z~9
+z~8
divisor =
+z~18 +z~15 +z~14 +z~12 +z~ll +z~9 +z~7 +z~6 +z~3 +z~2






+z"19 +z"16 +z"13 +z"12 +z"ll +z"10 +z"8 +z"6 +z"5
Lsirn -t sernos -f deg2,3,8 •
dividend - r[4]
Lsirn -t sernos -f deg2,3,8 •
dividend =
+z"19 +z"16 +z"13 +z"12 +z"ll +z"10 +z"8 +z"6 +z"5
divisor =
+z"19 +z"17 +z"16 +z"14 +z"12 +z"10 +z"7 +z"5 +z"3 +z"2




+z"17 +z"14 +z"13 +z"ll +z"8 +z"7 +z"6 +z"3 +z"2
Lsirn -t sernos -f deg2,3,8 •
done dividing
r[5] = +z"17 +z"14 +z"13 +z"ll +z"8 +z"7 +z"6 +z"3 +z"2
b[5](1) = +z"19 +z"17 +z"16 +z"14 +z"12 +z"10 +z"7 +z"5
+z"3 +z"2
b[5](O) = +z"18 +z"15 +z"14 +z"12 +z"ll +z"9 +z"7 +z"6 +z"3
+z"2
b[5](2) = +z"20 +z"14 +z"13 +z"10 +z"8 +z"6 +z"5
Lsirn -t sernos -f deg2,3,8 •
v[5] = 2
pzrn = +z"3 +1
qzrn[ 1] = +1
qzrn[ 0] = +z"3
qzrn[ 2] = 0


















U[5] = +z~6 +z~4 +1
V[5](O) = +z~2 +1
V[5](1) = +z~5 +z~4 +z~2 +z +1
V[5](2) = +z~4 +z~3 +z~2 +z
(Step 5 - Test of Completion)
Lsirn -f z_to_zrn_2,3,8 •
Lsirn -t sernos -f deg2,3,8 •
Lsirn -t sernos -f deg2,3,8 •
(Step 6 - Algorithm Results)
Lsirn -t sernos -f deg2,3,8
·
Lsirn -t sernos -f deg2,3,8
·
Lsirn -t sernos -f deg2,3,8
·
Lsirn -t sernos -f deg2,3,8
·k= 5
Shortest LFSR = U[5] = +z~6 +z~4 +1
lk= 6
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